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ABSTRACT 
A Sample-Decimation Based Fast Preamble Detection Algorithm 
Haining Zhang 
Random access is a commonly used multiple access scheme that allows multiple users to 
share the same resource in a distributed fashion. In a Universal Mobile 
Telecommunication System (UMTS), the preamble of a random access channel (RACH) 
message is used by a mobile user to signal the base station for requesting network access 
or short data packets transportation. The base station is responsible in a timely fashion for 
detecting the preambles and informing the user whether the request has been granted or 
denied through the acquisition indication channel (AICH). Preamble detection is one of 
the most computationally intensive functional units of a base station. It has attracted 
many research attentions and investments in the past a few decades. 
The drawback of the existing preamble detection (PD) algorithms for UMTS base-station 
is that either their computational complexity is high or the detection accuracy is low. The 
conventional full search PD algorithm gives the best result in terms of the detection 
probability, but its complexity is high. On the hand, the parallel-serial code phase 
detector PD algorithm provides a reduced computational complexity, but the detection 
accuracy becomes low. In this thesis, a sample-decimation based preamble detection 
technique is proposed in order to substantially reduce the computational complexity and 
at the same time retain a high detection accuracy. The proposed algorithm comprises two 
stages. Delay hypotheses or delay offsets which are unlikely to have a strong correlation 
power between the antenna samples and the locally generated preamble replica are 
i i i 
identified and discarded in the first stage. The second stage operates on the remaining 
offsets and employs all the antenna samples within the preamble signal. 
Extensive computer simulations are conducted under different levels of additive white 
Gaussian noise interferences. The results show that the proposed algorithm has a 
detection performance very close to that of the conventional full search PD algorithm, 
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Chapter 1 Introduction 
1.1 General 
In the past two decades, mobile wireless communications have experienced a tremendous 
growth. From the first generation analog mobile wireless networks and phones introduced 
in the 1980s to the second generation (2G) digital mobile wireless communication 
systems, network capacity and user bandwidth have all grown substantially. The global 
system for mobile (GSM) communications [1] and the code division multiple access 
(CDMA) based IS-95 [2] are the most commonly used technologies in the 2G systems. 
To meet the increasing market demand for high bandwidth data services such as web 
browsing and internet TV, the third generation (3G) wireless telephone technologies have 
been developed [3]. Compared to the 2G systems, the 3G systems can support a large 
number of voice and data users at a higher data rate and a lower incremental cost. 
Moreover, the efficient spectrum utilization of the 3G wireless technologies makes it 
possible for the system to support a wide range of wireless multimedia services and to 
allow a global roaming among the different 3G wireless systems [4]. 
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One of the most popular radio air interfaces is the wideband CDMA (WCDMA) [5]-[8]. 
The requirements for 3G mobile networks with IMT-2000 standard are defined by the 
International Telecommunication Union (ITU). The Third Generation Partnership Project 
(3 GPP) has defined a mobile system that fulfills the IMT-2000 standard. This system is 
called the Universal Mobile Telecommunication System (UMTS) [9], [10]. The UMTS 
uses WCDMA as the underlying air interface. 
Despite of the promising features of the 3G technologies, the initial deployment cost of 
the 3G systems has delayed a massive market production and deployment of the UMTS 
networks, and has challenged the academic community and the mobile industry to come 
up with more efficient and effective implementation techniques. In the mean time, the 2G 
systems have evolved into 2.5G by adapting themselves into enhanced data rates for 
GSM evolution (EDGE) and general packet radio service (GPRS) [11] techniques. 
Therefore, 3G mobile wireless communication remains a research attraction for 
researchers in the fields of telecommunications, semiconductor and digital signal 
processing. 
In a UMTS system, the base station is known as node-B. The mobile user is referred to as 
user equipment (UE). The downlink or forward link is defined as the direction from 
node-B to UE, whereas the uplink direction or reverse link is defined as the direction 
from the UE to the node-B. A radio link between node-B and UE comprises both a 
forward link and a reverse link. These concepts are illustrated in Figure 1.1. 
2 
Base Station 
Figure 1.1 Illustration of a base station and a user equipment. 
To establish a radio link between a node-B and a UE, the UE needs to follow the 
procedures defined in the 3 GPP standard [13]. It sends a random access channel (RACH) 
message to the node-B to request a call. The node-B has a preamble detector (PD) that 
continuously monitors the RACH requests in the entire cell by detecting a preamble 
signal, which is sent immediately before the RACH message. Upon a positive detection, 
the node-B grants the request by sending an acknowledgement (ACK) message through 
the downlink acquisition indication (AI) channel. Upon receiving the ACK message, the 
UE proceeds with the RACH message transmission and radio link setup. The PD 
provides an estimate of the location of the UE in the cell. The multi-path searcher takes 
the estimate of the location of the UE as the initial position for the search window, and 
continuously finds and updates the locations of the fingers during the lifespan of the radio 
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link connection. The finger de-spreader (FD), on the other hand, is responsible for 
descrambling and de-spreading the fingers, and then combining them to provide the 
resultant symbols for further symbol rate (SR) processing. The widely-used technique for 
finger combining is called maximal ratio combining (MRC) [14]. The symbol rate 
processing is responsible for decoding the channel coding and producing the final binary 
values of the information bits. 
In order to inform the users within a given cell the system information, the base station 
sends out the access service class (ASC) through the broadcast channel (BCH), which is a 
downlink common channel. The ASC specifies which signatures and access slots in the 
cell are available for the UE to use. There could be as many as 16 signatures in an ASC. 
From the node-B perspective, the preamble detector needs to check all the signature in 
the ASC at every access slot permitted by the ASC. In addition, since the UE could be 
anywhere in the cell, the PD needs to search the entire cell to synchronize with the UE 
scrambling sequence, leading to a very large search window. Further, the PD needs to 
compensate for the phase rotation due to the Doppler effect and carrier frequency shift. 
Therefore, it is well-known that the preamble detection is the most computationally 
intensive unit in the base station. 
Developing a fast preamble detection technique that requires a small amount of 
correlation computation and at the same time retains the detection accuracy of the full 
search algorithm is a challenging problem, which is of significant importance to the 
telecommunication industry. 
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1.2 Literature Survey 
Ever since the introduction of spread spectrum concepts for communications [12]-[16] 
over thirty years ago, Pseudo-noise (PN) code synchronization has been the focus of 
attention for many researchers [17]-[33]. The serial search is the most widely used 
approach for PN code synchronization [28]-[33]. The simplest serial search is the fixed 
dwell time method [17]. With this method, each of the possible PN code alignments, also 
known as delay offsets or delay hypotheses, is examined for a fixed period of time in a 
serial fashion. This fixed period of time is called correlation length. This method is called 
single dwell serial search, also referred to as full search with full contribution in this 
thesis. This method is easy to implement in the sense that it employs a fixed correlation 
length and exhaustively computes/examines all possible delay offsets. 
However, this single dwell method is computationally intensive. In an attempt to reduce 
the computational complexity, multi-dwell serial search has been proposed [31], [34]. In 
essence, both the preamble detection (PD) and multi-path search (MPS) used in UMTS 
are PN code synchronization techniques. The problem with the preamble detection, 
however, is that the detection has to be completed within a fixed time period and has to 
be based on a burst of samples. That is why preamble detection is also called burst 
synchronization. While multi-dwell search is applicable to applications such as satellite 
communication synchronizations and multi-path search in UMTS, it is not very suitable 
for the preamble detection used in UMTS. To the best of the investigator's knowledge, no 
application of the multi-dwell search for preamble detection has been reported in the 
literature. 
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Recently, Sheen et al. proposed a parallel-serial code phase detector [35] suitable for 
UMTS WCDMA base station. This method is similar to the single dwell search in that 
the period of the time used for calculating the correlation is also fixed. However, it differs 
from the single dwell serial search in that not all the antenna samples are used for the 
detection. Specifically, the parallel-serial code phase detector can be configured to use 
part of the 4096 chips of preamble signal for the correlation. If we call the single dwell 
serial search using all the 4096 chips of the preamble signal as full-search with full 
contribution (FSFC), then we can call Sheen's algorithm as full-search with partial 
contribution (FSPC). By controlling the correlation length of the FSPC algorithm, one 
can make trade-offs between complexity and detection performance. Thus, the detection 
accuracy of this method could be expected to become close to that of the single dwell 
method (FSFC), while at the same time the computational complexity very close to that 
of the single dwell method. 
So far, no fast acquisition method has been reported in the literature that has detection 
accuracy close to that of the single dwell method yet with substantially less 
computational complexity. 
1.3 Motivation, Scope and Organization of the Thesis 
Efficient random access is one of the key designs in WCDMA cellular systems. Detection 
of the preamble of the RACH message is the sole functionality of the base station. Fast 
burst synchronization is essential in random access in order to avoid excessive access 
delay and frequent retransmissions that may reduce the overall system capacity. 
Compared to the multi-path searcher and finger de-spreading, the preamble detection is 
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computationally the most intensive unit in a node-B. Thus, the effectiveness of 
implementing the PD directly affects the cost and performance of a node-B system. 
Developing new and effective PD algorithms remains a challenging research problem and 
any possible innovations regarding PD is probably a well-guarded industry secret [36], 
[37]. Therefore, developing an efficient PD algorithm for the base station is essential for 
a cost effective 3G UMTS network. 
Until now, the most popular PD search is the single dwell serial search. This can provide 
the best detection accuracy, since all possible alignments are exhaustively searched with 
the contributions from all the received antenna samples. With the high speed correlation 
accelerators from Texas Instruments [38], [39], complex valued sample by sample 
correlation can be performed with a speed of 2048 times the chip rate. In other words, 
such a device has an equivalent of 2048 correlators running in parallel at the chip rate 
speed. However, even such a powerful chip can only support fewer than 64 mobile users 
in practice. The demand for an effective PD search algorithm still remains very high. 
The multiple dwell search method has undoubtedly reduced the computational 
complexity of the single dwell search method. But it is not suitable for PD applications. 
The parallel-serial phase detector based algorithm can help to reduce the computational 
complexity, but its detection accuracy becomes very low while the savings in the 
computational complexity remain moderate to high. 
The work of this thesis is an attempt to develop a technique for preamble detection that 
would reduce the computational complexity and at the same time provide a high 
detection accuracy. It is known from the 3 GPP standard that the antenna streams are pre-
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processed by a pulse shaping filter before transmission [40]. Such a filtering, along with 
channel fading and other interferences, actually increases the correlation among adjacent 
antenna samples. That is, the information contained in the adjacent antenna samples are 
more inter-related. The proposed sample-decimation based PD algorithm exploits the 
feature of the sample correlations and provides fast detection speed by performing the 
initial search only on the sample-decimated antenna stream and the corresponding locally 
generated preamble signal replica. Generally speaking, a preamble detection algorithm 
consists of calculating the power delay profile and detecting the presence of a true 
preamble signal based on the delay profile. In this research, however, we focus on 
calculating the power delay profile that constitutes the major part of the preamble 
detection. It would be shown that the proposed algorithm yields almost the same power 
delay profile as that obtained by using the single dwell method while the overall 
computational load is substantially reduced. 
This thesis is organized as follows: The basic concepts of preamble signal, correlation, 
coherent accumulation, non-coherent averaging, search window, and power delay profile 
are reviewed in Chapter 2. In Chapter 3, a sample-decimation based algorithm, with an 
objective of achieving a high detection accuracy and low computational complexity, is 
developed. In Chapter 4, a simulation study of the proposed algorithm in comparison 
with the single dwell method and the parallel-serial phase detector method is carried out. 
Chapter 5 concludes the thesis by highlighting the contributions of this study and by 
providing some suggestions for future investigation. 
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Chapter 2 The Fundamentals of a Preamble Detector 
There are many good references available concerning the fundamentals of WCDMA and 
UMTS systems [5], [6], [10]. In this chapter, we focus our attention on the background 
knowledge of the working principles of random access process employed in the UMTS 
mobile wireless network [41]. 
2.1 Uplink Radio Frame Structure 
At the base station, the radio frequency signal is first demodulated from the carrier 
frequency signal into a baseband signal. Then this signal is sampled and digitized. This 
digital sequence will be loosely referred to as antenna signal in subsequent discussions. 
The signal received at the base station in essence is a delayed version of the transmitted 
signal by the mobile. 
To facilitate the subsequent discussions, let's first describe the structure of the antenna 
signal. An antenna signal (sequence) consists of many radio frames. A radio frame is 
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10 ms long, which is divided into 15 slots. Each slot is further divided into 2560 chips. 
Thus, the duration of one chip period is 0.26 us. If the over sampling factor is OSF=2, 
then each antenna sample is 0.13 us in duration. The frame structure is illustrated in 
Figure 2.1. 
10 ms 
Figure 2.1 Frame structure in UMTS. 
An access slot (AS) is equal to two system slots, thus having 5120 chips. In other words, 
two radio frames compose one access frame which comprises 15 access slots. Since each 
frame has 15 slots, which is an odd number, access slot 8 straddles over the frame 




Frame 0 Frame 1 Frame 2 Frame 3 
L. Access Frame 0 Access Frame 1 
Figure 2.2 The structures of an access slot and an access frame. 
2.2 Downlink Access Slots and AICH Channel 
The primary common control physical channel (P-CCPCH) serves as the time reference 
for all the uplink and downlink physical channels and signals. Some channels are aligned 
with P-CCPCH such as the acquisition indication channel (AICH), and the primary 
synchronization channel (P-SCH). Figure 2.3 shows the timing relationships among the 
various physical channels and signals according to [42]. It can be seen that for every two 
radio frames with system frame number (SFN) modulo 2 = 0 and 1, there are 15 AICH 
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10 ms 10 ms 
Figure 2.3 Access slot timing of downlink physical channels. 
2.3 Time Relationship between AICH and PRACH 
The physical random access channel (PRACH) is an uplink shared physical channel. It 
carries the preamble signal and the RACH message. The timing relationship between 
AICH and PRACH is shown in Figure 2.4. As can be seen, the preamble signals are sent 
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in the PRACH access slots which have fixed time offset with respect to the corresponding 
AICH access slots. For a given AICH access slot, the corresponding PRACH access slot 
is ahead in time by a period xp.a. In other words, after sending a preamble signal at a 
given PRACH access slot, the UE would expect a response from the node-B xp-a time 
units later. When node-B sets the configuration parameter AICH_Transmission_Timing 
equal to 0, xp.a = 7680 chips. When node-B sets the configuration parameter 
AICHJTransmissionTiming equal to 1, xp.a = 12800 chips. 
The RACH message itself is typically 10 ms or 20 ms long depending on the upper layer 
configuration control messages. Here upper layer refers to MAC layer that is above the 
physical layer where the preamble detection takes place. 
AICH access 
slots RX at UE 
PRACH access 
slots TX at UE 









Figure 2.4 Timing relationship between AICH and PRACH. 
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2.4 RACH Sub-channel 
A RACH sub-channel is a set of uplink access slots, i.e., the PRACH access slots. There 
are 12 RACH sub-channels. Any one of the uplink access slots must belong to one of the 
12 sub-channels. Every two system (radio) frames comprise 15 access slots. Thus, eight 
system frames contain 60 access slots, giving each sub-channel 5 access slots within 
every 8 system frames. In other words, eight system frames is the period for resource 
partitioning of the uplink access slots. It can be seen from Table 2.1 that sub-channel 0 
contains access slots 0, 12, 9, 6, and 3. 
Table 2.1 Available access slots for the sub-channels 
P-CCPCH Sub-channel number 


















































































The relationship between the access slots and the sub-channels is also illustrated in 
Figure 2.5. The access slots are numbered from 0 through 14 within every two system 
frames. The sub-channels are numbered from 0 through 11. As seen from this figure, 
eight system frames form a complete period. The access slots belonging to sub-channel 0 
are marked as gray in the figure. This corresponds to the second column of Table 2.1. 
Frame 0 Frame 1 Frame 2 Frame 3 Frame 4 Frame 5 Frame 6 Frame 7 
Sub-channel 
Access slots H 1 B H I 
Figure 2.5 Relationship between access slots and sub-channels. 
2.5 Preamble Signatures 
A signature is a 16-bit code. There are a total of 16 signatures in UMTS. The preamble 
signature corresponding to a signature s consists of 256 repetitions of a signature of 
length 16, Ps(n), n=0... 15. This is defined as follows: 
CSig,s(i) = Ps(i modulo 16), i = 0, 1, ..., 4095 (2.1) 
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where CSjg;S(i) is the value of the preamble signature at chip i corresponding to the 
signature Ps(.). The signature Ps(.) is from the set of 16 Hadamard codes of length 16. 
These are listed in Table 2.2. It can be seen that signature 0 has all 1 's in it. 






































































































































































































































































2.6 Access Service Class 
In a UMTS network, mobile users are managed through access service class (ASC). Each 
16 
user is associated with an ASC which specifies the set of signatures and the set of sub-
channels available for this class. Figure 2.6 shows an example of ASC in which ASCO 
has signature 1 in it and has all the sub-channels. On the hand, the ASCI has signatures 4 

















2 3 4 5 
ASC1 
6 7 8 9 10 11 12 13 14 15 
Figure 2.6 Access service class. 
Random Access Procedure in UMTS 
Reference [41] describes in detail the complete random access procedure. For the sake of 










Before the physical random-access procedure is initiated, the physical layer, also known 
as Layer 1, receives the following information from the higher layer which is the radio 
resource controller (RRC): 
The preamble scrambling code. 
The message length in time, either 10 ms or 20 ms. 
The AICH_Transmission_Timing parameter, 0 or 1. 
The sets of available signatures and RACH sub-channels for each ASC. 
The power-ramping factor, Power Ramp Step. 
The parameter Preamble RetransMax. 
The initial preamble power, Preamble_Initial_Power. 
The physical random-access procedure is performed as follows: 
1 Derive the available uplink access slots in the next full access slot set for the set of 
available RACH sub-channels within the given ASC. Randomly select one access slot 
among the ones previously determined. If there is no access slot available in the selected 
set, randomly select one uplink access slot corresponding to the set of available RACH 
sub-channels within the given ASC from the next access slot set. 
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2 Randomly select a signature from the set of available signatures within the given 
ASC. 
3 Set the Preamble Retransmission Counter to Preamble Retrans_Max. 
4 Transmit a preamble using the selected uplink access slot, signature and preamble 
transmission power. 
5 If no positive or negative acquisition indicator (AI * +1, -1) corresponding to the 
selected signature is detected in the downlink access slot corresponding to the selected 
uplink access slot: 
(a) Select the next available access slot in the set of available RACH sub-
channels within the given ASC. 
(b) Randomly select a new signature from the set of available signatures within 
the given ASC. 
(c) Increase the Commanded Preamble Power by APo = Power Ramp Step in dB. 
If the Commanded Preamble Power exceeds the maximum allowed power by 6 
dB, the UE may pass LI status ("No ack on AICH") to the higher layers (MAC) 
and exit the physical random access procedure. 
(d) Decrease the Preamble Retransmission Counter by one. 
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(e) If the Preamble Retransmission Counter > 0 then repeat from step 5. 
Otherwise pass LI status ("No ack on AICH") to the higher layers (MAC) and 
exit the physical random access procedure. 
6 If a negative acquisition indicator corresponding to the selected signature is detected 
in the downlink access slot corresponding to the selected uplink access slot, pass LI 
status ("Nack on AICH received") to the higher layers (MAC) and exit the physical 
random access procedure. 
7 If positive acquisition indicator is detected, transmit the random access message three 
or four uplink access slots depending on the AICH transmission timing parameter after 
the uplink access slot of the last transmitted preamble. Pass LI status "RACH message 
transmitted" to the higher layers and exit the physical random access procedure. 
Figure 2.7 shows an example of the RACH procedure described above. The UE first 
sends a preamble at access slot 0 with the minimal transmission power and a randomly 
selected signature from the given ASC, and expects a response from the node-B at AICH 
access slot 0. The UE sends another preamble with increased power at PRACH access 
slot 3 with another randomly selected signature from the ASC, since no response (ACK 
or NACK) is detected at AICH access slot 0. This retransmission is repeated at PRACH 
access slots 6 and 9, since no response from node-B is detected at AICH access slots 3 
and 6. Finally, at AICH access slot 9, an ACK (AI=1) is detected by the UE. Thus, UE 





r~h i D^ : 
message 
0 1\ 2 / 3 4\ 5 / 6 X 8 / 9 NO 1 / 12 
0 1 2 3 4 5 6 7 8 9 10 
ACK 
Figure 2.7 Power ramping scheme in RACH procedure. 
2.8 Preamble Signals 
The preamble signals sent by a UE for a given scrambling code and signature 
generated using the formulas given in the following sub-sections [43]. 
are 
2.8.1 Long scrambling sequence 
The long scrambling sequences ciong,i,n is constructed from the position wise modulo 2 
sum of 38400-chip segments of two binary m-sequences generated by means of two 
generator polynomials of degree 25. Let x and y be the two m-sequences respectively. 
The x sequence is constructed using the primitive polynomial X25+X3+l. The y sequence 
is constructed using the polynomial X25+X3+X2+X+l. The resulting sequences thus 
constitute segments of a set of Gold sequences [43]. 
Let n23 ... no be the 24-bit binary representation of the scrambling sequence number n 
with no being the least significant bit. The x sequence depends on the chosen scrambling 
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sequence number n and is denoted xn, in the sequel. Furthermore, let xn(i) and y(i) denote 
the i th symbol of the sequence xn and y, respectively. 
The m-sequences xn and y are constructed as follows: 
Initial conditions: 
x„(0) =n0 ,xn(l) = ni, ... =x„(22) = n22 ,x„(23) = n23, xn(24)=1 (2.2) 
y(0)=y(l)=...=y(23hy(24)=l (2.3) 
The recursive relations for the symbols are given by 
xn(i+25) =xn(i+3) + xn(i) modulo 2, i=0,..., 2 -27 (2.4) 
y(i+25) = y(i+3)+y(i+2) +y(i+l) +y(i) modulo 2, i=0,..., 225-27 (2.5) 
Define the binary Gold sequence zn by: 
zn(i) = xn(i) +y(i) modulo 2, i = 0, 1, 2, ..., 2 -2 (2.6) 
The real valued Gold sequence Zn is defined by 
[+1 ifzM) = 0 
Z(i) = \ J n J for i = 0,l,.--,225-2 (27) 
"
W
 ' 1 ifz„(i) = l { n 
Finally, the real-valued long scrambling sequences ciong,i,n is defined as follows: 
ciongjji) = Zn(i), i = 0, 1, 2, ..., 225 - 2 (2.8) 
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2.8.2 Preamble scrambling code 
The scrambling code for the PRACH preamble part is constructed from the long 
scrambling sequences. In total, there are 8192 PRACH preamble scrambling codes. The 
nth preamble scrambling code, n = 0, 1, ...,8191, is defined as 
Sr-pre,n(i) = ClongJ,n(i), l = 0, 1, ..., 4095 (2.9) 
It should be noted here that the preamble scrambling code is only 4096-chip long even 
though the long scrambling sequence ci0ng,i,n(-) is (225 -l)-chip long. 
2.8.3 Preamble signals 
The random access preamble signal or code, Cpre)n, is a complex valued sequence. It is 
built from a preamble scrambling code Sr_pre,n and a preamble signature Csig;S as follows: 
Cpre,n,s(k) = Sr.pre,n(k) X Csi&s(k) X J ^ ^ , k = 0, 1, 2, 3, ..., 4095 (2.10) 
where k=0 corresponds to the chip transmitted first in time and Sr.pre,n and CSig>s are 
defined in (2.9) and (2.1), respectively. 
2.9 Preamble Detection at Node-B 
The objective of a preamble detector is to find the presence of a valid preamble signal in 
the antenna stream. The detector is responsible for checking all the access slots that are 
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broadcasted to the users in their ASC. For each permissible access slot, all the signatures 
permitted should be checked. 
2.9.1 Correlation 
The principle of the preamble detection is built on the assumption that the antenna stream 
of the node-B contains a time delayed version of the transmitted signal at the UE with 
added transmission channel impairments including fading and additive white Gaussian 
noise. If the receiver at the node-B could locally generate a replica of the transmitted 
signal by the UE, then the correlation between the received antenna stream and the 
complex conjugate of the replica will give a strong autocorrelation power, signifying the 
presence of an expected preamble signal. If the expected signature is not in the preamble 
signal or the alignment between the replica and the received signal is not correct, the 
correlation will give a weak power. 
Mathematically, the correlation operation can be expressed as follows. The received 
antenna signal is denoted as X(i) - Ix(i) + Qx(i), where the index i is the sample position. 
The over-sampling factor, OSF =2, gives a total of 8192 samples for a complete preamble 
signal code of 4096 chips as shown in Figure 2.8. 
Chip 4095 Chi 
•' 
|_X(0) 
p 0 Chip 1 
; ; 
X(1) | X(2) | X(3) X(8190)X(8191) 
Figure 2.8 An illustration of over-sampling of an antenna stream. 
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The locally generated code denoted as Yn!S(j) = IY(J) + QY(J)> J = 0, 1, 2, 3, ..., 4095 is the 
complex conjugate of Cpre,n,sG) which denotes chip j of the preamble signal with preamble 
scrambling code n and signature s. 
Yn>s(j) = C*pre,nM J = 0, 1, 2, 3, ..., 4095 (2.11) 
The correlation between X and Y can be expressed as follows: 
4095 
accIHAo) = £ x ( 2 y + o)Yntg(J) (2.12) 
where o is the offset in samples between the input sample stream and the locally 
generated code. 
Since both X and Y are complex values, accIQn s (o) is also complex-value. To find the 
power of the correlation, we take the square of the amplitude of accIQn s (o) as follows: 
PnA°)=aCClQnA°)2 (2-13) 
Due to carrier frequency shift and the Doppler effect, there is a phase rotation between 
the received signal and the local replica of transmitted signal. Moreover, the phase 
rotation changes over time. This has a negative effect on the correlation towards the 
overall power accumulation when the correlation length (period) is too long. Therefore, 
in practice, the complete accumulation period is divided into several smaller 
25 
accumulation intervals. At the end of each of the intervals, the power of the intermediate 




J V - 1 
Y,X(2mN + 2j + o)Yn<s(mN + j) 
7=0 
(2.14) 
where MN = 4096. 
The inner summation is called coherent accumulation, and the outer summation as non-
coherent accumulation. In this case, the coherent accumulation length is N, and that of 
the non-coherent M. 
2.9.2 Search window 
As stated earlier, the received signal is a time delayed version of the original transmitted 
signal. The amount of delay is determined by the distance between the user equipment 
and the base station. Quantitatively, delay by 1 chip in time corresponds to 0.26 (j,s x 
300000000 m/s = 78 m in distance of propagation, since the radio wave travels at the 
speed of light. The uncertainty region of the delay in time is called the search window for 
the preamble detection. The node-B has to search the entire cell to determine if there is a 
preamble existing in the cell, since it has no a priori knowledge of the location of the UE. 
Therefore, the physical cell size determines the search window size of the PD. Table 2.3 
gives the relationship between the physical size of a cell and the search window size of 
the PD. 
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Table 2.3 Cell sizes and search window sizes 


























2.9.3 Power delay profile 
Within the search window, the node-B needs to find out the correlation power at every 
possible delay location in time. Each of the delay location is called a delay offset with 
respect to the origin of the search window. The resulting relationship between the delay 
offsets and the correlation powers is called the power delay profile (PDP) for a given 
signature. If the expected signature does exist in the received antenna signal, then the 
PDP would contain a peak power at some delay offset. 
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2.10 Thresholding 
There are many complicated methods to decide how to select and apply the threshold on 
the PDP. No attempt is made to study all the existing thresholding methods since the 
focus of this thesis is to develop an algorithm for a fast calculation of the PDP. However, 
a commonly used method that is employed in this thesis is briefly introduced here. 
The threshold 0 is defined as the average of powers at all the offsets within the search 






 = ^Y.PnA°) (2.15) 
where W is the search window size in samples and a is the scale factor. 
2.11 Probability of Detection and Probability of False Alarm 
This subsection defines the concepts of the probability of detection and probability of 
false alarm. A good detector should have a high probability of detection and a low 
probability of false alarm at the same time. 
(a) Probability of detection 
The probability of detection is defined as the ratio between the number of correct 
detections and the total number of tests conducted. 
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(b) Probability of false alarm 
The probability of false alarm is defined as the ratio between the number of times a 
preamble is detected and the total number of tests conducted when the signature is not 
present in the preamble. 
2.12 Summary 
RACH preamble detection is an important function of the node-B in a UMTS network. 
The basic system level knowledge that is related to RACH preamble detection has been 
introduced in this chapter. Fundamental concepts such as frame structure, access slot, 
signature, access service class have been defined. The cell size of a node-B decides the 
search window size of the preamble detection. The correlation length affects the 
computational load and detection accuracy. To assess the performance of a RACH 
preamble detector, both the probability of detection and probability of false alarm have to 
be taken into consideration. 
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Chapter 3 The Proposed Sample-Decimation Based 
Algorithm 
3.1 Introduction 
As described in Chapter 2, the computational complexity of a preamble detector is 
affected by the cell size and the correlation length. The cell size is decided by the 
network deployment needs, and thus, cannot be controlled by a preamble detector 
algorithm. The correlation length, on the other hand, could be reduced from the maximal 
length of 4096 chips. However, this would result in affecting the detection accuracy. 
For a macro base station, where the cell size is typically 10 km or larger and the number 
of UEs in a cell is 200 or more, the chance to have many users to send the preamble in 
the same access slot is very slim. This means, most of the delay offsets will correspond to 
very low correlation power. In other words, most of the delay hypotheses are wrong. It is, 
therefore, desirable to quickly discard the majority of the delay hypotheses (offsets) that 
are unlikely to correspond to a strong correlation power. For those offsets that 
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have strong correlation power, all the available antenna samples of 4096 chips should be 
used to perform the correlation, thus giving the best detection accuracy. 
In order to exploit the fact that most of the delay offsets are not going to lead to strong 
correlation powers, one can perform the calculation of the PDP in two stages. The first 
stage performs a coarse search in the entire cell, and gives a list of offsets that are likely 
to have a strong correlation power. The second stage then performs a fine search only on 
those offsets that are selected by the first stage. The second stage utilizes the full 
correlation length when the PDP is calculated, thus preserving the accuracy of the PDP 
calculation on those selected offsets. 
To facilitate the description of the proposed algorithm, the following terms and their 
abbreviations need to be introduced. As shown in Table 3.1 full search with full 
contribution (FSFC) refers to the conventional single dwell serial search method, where 
correlation powers of all the delay offsets are calculated with a correlation length equal to 
4096 chips. Full search with partial contribution (FSPC) refers to the search, where 
correlation powers of all the delay offsets are calculated with a correlation length smaller 
than 4096 chips. Partial search with full contribution (PSFC) is refers to the search, where 
correlation powers of some of the delay offsets are calculated with a correlation length 
equal to 4096 chips. Finally, partial search with partial contribution (PSPC) refers to the 
search, where correlation powers of some of the delay offsets are calculated with a 
correlation length smaller than 4096 chips. 
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3.2 Proposed Algorithm 
The proposed algorithm consists of two stages. In the first stage, a sample-decimated 
domain is created by downsampling the input antenna samples and the locally generated 
replica of the transmitted signal, also known as locally generated code. Then, an FSFC is 
performed in the sample-decimated domain. The PDP in the sample-decimated domain is 
then used to indicate as to which offsets are likely to have strong correlation powers. This 
helps to narrow down the potential locations of the preamble with small amount of 
computation. Then, in the second stage, the correlation between the input sample stream 
and the locally generated code is performed in the original sample domain, but, the 
correlation is restricted in the vicinities of those locations that are likely to have strong 
correlation powers. Thus, second stage performs a PSFC. Details of the algorithm are 
described in the following sub-sections. 
32 
3.2.1 Correlation in the sample-decimated domain 
The first step is to generate sample-decimated antenna samples and locally-generated 
code. But before downsampling the antenna samples and locally generated code, a low 
pass filtering is performed on the original antenna samples and locally generated code. 
This helps to increase the association or correlation among adjacent samples, and thus 
gives better correlation results in the sample-decimated domain. 
(a) Preprocessing 
The original input antenna samples are represented by {X(i)}. The over sampling factor 
(OSF) is equal to 2, thus there are two samples in each chip period, and 8192 input 
antenna samples would correspond to 4096 chips in time. 
The input sample stream is first filtered with a low pass filter as follows: 
Xx (i) = - (X(i - 2) + 2X(i -1) + 3X(i) + 2X(i +1) + X(i + 2)) (3.1) 
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where i = 2,3, ..., 8192+W-3, and for other values of i, Xl(i) = 0, W bring the search 
window length in samples. 
It should be noted that in a real system, the input antenna stream contains a constant flow 
of samples at the chip rate speed with 3.84 x 106 chips per second. In describing the 
proposed algorithm, however, only the first 8192+W samples are of concern. 
Next, the filtered sample stream is down sampled with a 4:1 ratio as follows: 
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X2(k) = Xx(4k +1), k = 0, 1, ..., 2048+ W/4-1 (3.2) 
Similarly, the locally generated code which is 4096 in length is preprocessed as follows: 
Y.JAJ)=fa,(j-l) + 2Y„Jj) + Y,JU + l)) (3.3) 
where j - 1 . 2 , . . . , 4094, and W ° > = °, W<>95) = 0 
The filtered code is then down sampled at a 2:1 ratio as follows: 
Yn,s,2 (*) = r„,,,i (2k +1), k = 0, 1, ..., 2047 (3.4) 
It should be noted that the original {X(i)} sequence is in the half-chip resolution, whereas 
the original code sequence {Y(j)} is in the chip resolution. That is why, 4:1 down 
sampling is performed on the filtered antenna sample sequence and 2:1 down sampling is 
performed on the filtered code sequence. After the processing, {X2(k)} and {Yn,S)2(k)} are 
in the 2-chip per sample resolution. 
(b) Correlation 
We refer to X2 (k) and Yn^2 (k) as being in the sample-decimated domain. The 
correlation between X2{k) and Yns2(k) is then performed as follows: 




£x2(m7V2 + j)Yns2(o + mN2 + j) (3.5) 
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where M2N2 = 2048, o = 0,1,.., W/4-1. There are different possible choices for the value 
of M2 and N2. One possible choice is M2 = 4 and N2 = 512. 
(c) Sorting 
The correlation operation mentioned above gives the PDP in the sample-decimated 
domain. These offset-power pairs are then sorted according to the magnitude of the 
power. Then the U pairs corresponding to the U largest powers are selected as the 
finalists of the first stage. The value of U is programmable. These candidates can be 
expressed by the set {(oi,Pi), (o2,P2),. • •, (ok,Pk),- • •, (Pu,Pu)}, where (ok,Pk) represents the 
power at offset Ok as Pk=Pn,s(ok). 
All the steps involved in the first-stage processing are illustrated in Figure 3.1. Both the 
input antenna signal and the locally generated code sequence are first low-pass filtered. It 
should be noted that the antenna signal X is over-sampled with OSF=2 as the input. Thus, 
every two samples correspond to 1 chip in time. On the other hand, the locally generated 
signal Y not over-sampled, i.e., OSF=l. 
After the low-pass filtering, the signals are down-sampled to generate the sample-
decimated signals. In the sample-decimated domain, every signal sample corresponds to 
two chips in time, or 0.52 us. This holds true for both the decimated antenna samples and 
the decimated code. The original search window size is W corresponding to W/2 chips in 
time. Now, the search window size in the decimated-sample domain is W/4, which still 
corresponds to W/2 chips in time. 
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Figure 3.1 Operations performed in the first stage. 
Performing correlations between two decimated signals within the corresponding search 
window produces the PDP in the decimated signal domain. 
Finally, if U is set to 3 in the illustration of Figure 3.1, then the finalists would consist of 
{(8,P8),(22,P22),(26,P26)}. 
(d) Average 
During the process of sorting the PDP, the average of all the powers in the search 
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window is also calculated, and it is given by 
4 4 P
=^ZPnA°) 0.6) 
' ' o=0 
where W is the search window size in samples in the original sample domain. In the 
W 
sample-decimated domain, the search window size is actually—. 
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3.2.2 Correlation in the original sample domain 
In the second stage of the proposed algorithms, correlations are performed in the original 
sample domain. But instead of performing the correlation for all the offsets in the search 
window, only offsets centered around the finalists of the first stage are examined for the 
possible existence of a preamble. According to the definitions introduced in Section 3.1, 
this is a PSFC operation. 
(a) Mapping of delay offsets 
The delay offsets of the finalists in the first stage in the sample-decimated domain and the 




where oorg stands for the offset in the original sample domain and o<iec the offset in the 
sample-decimated domain. 
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To continue the example given in the previous section, the offsets of the three finalists in 
the sample-decimated domain are mapped into the offsets 32, 88 and 104 in the original 
sample domain, respectively. 
(b) Search range 
Due to the coarse resolution in the decimated domain, the PDP calculation in the 
decimated domain could have ±1 sample error. Therefore, after the mapping, the offsets 
to be evaluated in the original domain are determined by including the two offsets on 
both sides of the mapped offset. Specifically, for every finalist in the first stage with 
offset odec, the following five offsets in the original domain, (4odec - 2, 4odec -1, 4odec, 
6,0dec +1 > ^°dec +2) , are evaluated. 
Generally speaking, if the U finalists in the first stage are represented by the set {(oi,Pi), 
(o2,P2),- • •» (Ok,Pk) ,. • -, (ou,Pu)}, then the second stage would perform a correlation on the 
following offsets in the original sample domain: v = (40j -2, 4o, - 1 , 4o!, 4o, +1, 4o! + 2, 
4o2-2, 4o2-l, ... , 40u+2). In other words, a total of 5U offsets are searched in the 
original domain. 
To continue with the example given in the previous section, the following offsets in the 
original sample domain: v = (30, 31, 32, 33, 34, 86, 87, 88, 89, 90, 102, 103, 104, 105, 
106), are evaluated. 
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(c) Correlation 
Finally, a correlation between the antenna signal {X} and the locally generated code 
sequence {Y} is performed on the offsets given in v. 
(d) Detection 
Using the power average P as calculated in the first stage according to (3.6), we can set 
the detection threshold 0 as 
e = j3P (3.8) 
where f3 is a scale coefficient. This scale factor is determined by a predefined probability 
of false alarm on the training test vectors. A positive detection is declared if the largest 
correlation power is larger than the threshold 0. 
3.3 Computational Complexity of the Proposed Algorithm 
In order to appreciate the amount computational savings that the proposed algorithm 
offers, in this section the analyses of the computational complexities of both the proposed 
algorithm and the full search algorithm are carried out. 
3.3.1 Computational load of the full search algorithm 
According to (2.14), for correlation length of COR_LEN=4096 chips, coherent length 
N =512 and non-coherent length M=8 and search window of SW_LEN=256 offsets, one 
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needs the following numbers of complex multiplications, 
TOTAL_Number_of_Comp_Multiplications_FS 
= SW_LEN x COR_LEN (3.9) 
=256 x 4096 
and the following number of square of the absolute value, 
TOTAL_Number_of_Abs_Absolute_FS 
= SW_LEN*M (3.10) 
=256 x 8 
and the following number of complex additions, 
TOTAL_Number_of_Comp_Additions_FS 
= SW_LEN * (COR_LEN- M) (3.11) 
= 256 x(4096 - 8) 
and scalar additions, 
TOTAL _Number_of_Scalar_Additions_FS 
= SW_LEN*(M-1) (3.12) 
= 256 x (8-1) 
The following approximations are valid for modern digital signal processors. 
One scalar addition = one scalar multiplication, 
One square of the absolute value = 3 scalar additions, 
One complex addition = 2 scalar additions, 
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One complex multiplication = 6 scalar additions. 
Given the above approximations, the equivalent total number of scalar additions for 
FSFC is as the follows: 
TOTAL_Num_Adds_FS_Equivalent 
= 6 x SW_LEN x COR_LEN + 3 x SW_LEN x M + 
2 x SW_LEN x (COR_LEN-M) + SW_LEN *(M-1) 
» 8* SW_LEN x COR_LEN (3.13) 
For COR_LEN=4096 chips, N=512, M=8, and SW_LEN=256, we have 8x256x4096 = 
8388608 as the equivalent total number of scalar additions for FSFC. 
3.3.2 Computational load of the proposed algorithm 
For the proposed algorithm, the computational load comprises two parts corresponding to 
the two stages. 
(a) The first- stage computations 
In the first stage, the analysis of the computational load is similar to that of the full search 
except that this is in the sample-decimated domain. In this domain, the correlation length 
is COR_LEN_SD=2048 chips and search window consists of SW_LEN_SD=64 offsets. 
The task performed in the sample-decimated domain is an FSFC, for which, according to 
(3.13), the total number of equivalent additions needed in the first stage is given by 
TOTAL_Num_Adds_SD_lstStage_Equivalent 
* 8 x SW_LEN_SD x COR_LEN_SD (3.14) 
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It can be seen that computation load of the first stage is roughly 1/8 of that needed by the 
full search algorithm, since SW_LEN_SD is one-quarter of SWJLEN and 
CORLENSD is one-half of COR_LEN. 
(b) The second-stage computations 
In the second stage, only 5U offsets need to be checked. This is equivalent to having a 
search window size of 5U in the original sample domain. Therefore, total number of 
equivalent additions needed in the second stage is given by 
TOTAL_Num_Adds_SD_2ndStage_Equivalent 
* 8 x 5U x COR_LEN (3.15) 
5U 
Thus, the second stage computational load is about SW LEN of that needed for the 
full search algorithm. 
The total complexity of first-stage and second-stage together is given by 
TOTAL_Num_Adds_SD_Equivalent 
* 8 x SWJLENJSD x COR_LEN_SD 
+ 8 x 5U x COR_LEN (3.16) 
= 8 x 64 x 2048 +8 x 5U x 4096 
3.3.3 Computational savings 
Based on the analyses given above, the ratio of the computational loads of the proposed 
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algorithm and the FSFC is roughly given by 
D 1 5U 1 SU 
R= — + = - + (3 17) 
8 SW_LEN 8 256 K J 
This is a substantial saving given a moderate value of U. For example, if U = 10, then R 
= 1/8 + 50/256 = 0.32. That is, the proposed algorithm offers a saving 68% in the 
computation load over that of the full search when U=10. 
It should be pointed out that the sorting and low-pass filtering needed in the first stage of 
the proposed algorithm is negligible in terms of computational load compared to that 
needed for the correlation. 
3.4 Summary 
In this chapter, the proposed algorithm has been presented. The rationale behind this 
algorithm is that most of the delay offsets in the search window usually do not lead to a 
strong correlation power. Thus, they are not very useful for preamble detection. Thus, 
these offsets can be eliminated as soon as possible. Transforming the original samples 
into the sample-decimated domain makes it possible to discard those offsets with a very 
little computational cost. The samples in the decimated domain are still inter-related even 
though the precision of the delay hypothesis becomes low. 
The partial search with full contribution performed in the second stage helps to retain the 
detection accuracy. For offsets passed on to the second stage, power computations are the 
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same as when performed FSFC. This is the reason for the proposed algorithm to provide 
a detection accuracy very close to that of the FSFC with a reasonable value of U. 
The computational savings of the proposed algorithm are obvious. The question is, how 
well it could perform in terms of detection accuracy. This question can be best addressed 
through extensive computer simulations under various levels signal-to-noise ratio. The 
following chapter presents the simulation results. 
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Chapter 4 Simulation Study 
4.1 Introduction 
Extensive computer simulations are conducted to study the performance of the proposed 
algorithm presented in Chapter 3. Two important aspects of assessing the performance of 
preamble detection are the detection accuracy and the computational complexity. 
The traditional single dwell serial search referred to in this thesis as the full search with 
full contribution is used as the baseline. This is the brute-force way of obtaining the 
power delay profile. It provides the best detection accuracy, but it is computational 
expensive. 
Another existing algorithm [35] reported in the literature is also implemented in this 
study. This algorithm also performs a full search. However, it uses only part of the 
available 4096 chips of the preamble signal for the correlation. In this thesis, we refer to 
it as full search with partial contribution. 
The proposed algorithm and the other two algorithms are implemented under the same 
condition. The majority of the simulation results are presented in a statistical format. In 
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order to explain how these statistics are obtained, an illustrative example is given first to 
show the process step by step. 
4.2 An Illustrative Example 
This section presents an example to illustrate the entire process of the proposed method. 
The input antenna stream samples are shown in Figure 4.1. There is a total of 8192 + 256 
2 0 0 | 1 1 1 — . 1 r 
I I I I I I I I I I 
0 1000 2000 3000 4000 5000 6000 7000 8000 9000 
Sample number 
(a) 
200 i 1 1 . . 1 r 
Sample number 
(b) 
Figure 4.1 Antenna samples, (a) Real part, (b) Imaginary part. 
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samples in the sequence, corresponding to 4096 +128 chips, since the sampling rate is 2 
samples/chip. The search window size is 256 samples. It should be noted that the input 
samples are complex valued samples. Figure 4.1 plots the real (In-phase) and imaginary 
(quadrature) parts separately. The real and imaginary parts of a sample are also called I 
and Q parts, respectively. 
To have a closer look of the antenna samples, Figure 4.2 shows the first 128 samples of 
the antenna sequence shown in Figure 4.1. This is the preamble signal with -11 dB 







Figure 4.2 The first 128 antenna samples, (a) Real part, (b) Imaginary part. 
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The locally generated code sequence is, in essence, the replica of the antenna sequence 
transmitted by the UE at the transmitter side. The node-B, i.e., the receiver, is able to 
generate this replica due to the fact all the elements needed to generate this replica 
are available to node-B. These elements are the signature id and the scrambling code 
number. The Locally generated code is 4096 chips long. There are 4096 samples in the 
locally generated code sequence since there is one sample per chip. This sequence is 
shown in Figure 4.3. As seen in the figure, the amplitude of the signal is 0.707. 
0 500 1000 1500 2000 2500 3000 3500 4000 4500 
Sample number 
0 500 1000 1500 2000 2500 3000 3500 4000 4500 
Sample number 
(b) 
Figure 4.3 Locally generated code sequence, (a) Real part, (b) Imaginary part. 
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Since it is difficult to see the values of the samples given the scale of the x-axis, the first 
128 samples of this sequence are shown in Figure 4.4. The locally generated code 
sequence used in this example is generated using the scrambling code number 0 and 
signature id=l. This code is then correlated with the received antenna sample stream to 









Figure 4.4 The first 128 chips of the locally generated code sequence, (a) Real part. 
(b) Imaginary part. 
The PDP refers to the relationship between the delay offsets in the search 
window and the corresponding correlation powers. In other words, PDP is a correlation 
power as a function of the delay offset. For a given delay offset, also known as delay 
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hypothesis, the correlation power is the result of a correlation between the current 
antenna sequence in the input buffer and the locally generated code sequence. 
For search window of 256 offsets, the coherent correlation length of 512, and the non-
coherent correlation length of 8, the resulting PDP is shown in Figure 4.5. 
x10° 
100 150 200 
Delay offset (samples) 
Figure 4.5 power delay profile in the original sample domain. 
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It can be seen from the PDP figure that there exists a strong correlation power in the 
vicinity of the offset of value 14. This result is obtained using the conventional FSFC 
method. In the following, we will show that the proposed method can reach the same 
conclusion about the location and magnitude of the strongest correlation power. 
The low-pass filtered antenna samples are shown in Figure 4.6. 
1000 2000 3000 4000 5000 6000 7000 8000 9000 
Sample number 
(a) 
1000 2000 3000 4000 5000 6000 7000 8000 9000 
Sample number 
(b) 
Figure 4.6 Low-pass filtered antenna samples, (a) Real part, (b) Imaginary part. 
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The first 128 samples of the low-pass filtered antenna samples are shown in Figure 4.7. A 
closer comparison between Figure 4.2 and Figure 4.7 indicates that after the filtering, the 
resulting curve becomes more "smooth", and the sample values are more inter-related. 
100 












Figure 4.7 The first 128 samples of the low-pass filtered antenna samples, (a) Real part. 
(b) Imaginary part. 
Similarly, the locally generated code is also processed using a low pass filter. The result 
samples are shown in Figure 4.8 with the first 128 samples shown in Figure 4.9. Due to 
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the averaging effect of the low pass filtering, the resulting filtered samples are more inter-
related which can be seen by comparing Figure 4.4 and Figure 4.9. 
1 I 1 1 1 1 1 1 r 
I I I I I I 1 I I I 
0 500 1000 1500 2000 2500 3000 3500 4000 4500 
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0 500 1000 1500 2000 2500 3000 3500 4000 4500 
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(b) 
Figure 4.8 Low-pass filtered locally-generated code samples, (a) Real part. 
(b) Imaginary part. 
After preprocessing, the antenna samples and locally generated code are down-sampled 
into the sample-decimated domain. The decimated antenna samples are shown in Figure 
4.10. The decimation ratio for the antenna samples is 4:1, giving a total of (8192+256)/4 










Figure 4.9 The first 128 samples of the sequence in Figure 4.8. (a) Real part. 
(b) Imaginary part. 
the details of the sample sequence, the first 128 samples of the sequence is shown in 
Figure 4.11. It should be noted that after the decimation, each offset in the search window 
corresponds to 2 chips in time. 
Similar operation is performed on the locally generated code. The difference is that the 
down sampling rate is 2:1. But this leads to same resolution of the offsets, that is, each 










Figure 4.10 Decimated antenna samples, (a) Real part, (b) Imaginary part. 
The decimated code samples sequence and the first 128 samples of the sequence are 
shown in Figure 4.12 and Figure 4.13, respectively. 
After the decimation, an FSFC is performed in the decimated domain. The resulting PDP 
in the decimated domain is shown Figure 4.14. It should be noted that the search window 
size is reduced to 64 offsets even though the search window still corresponds to 256 chips 










Figure 4.11 The first 128 samples of the decimated antenna signal, (a) Real part. 
(b) Imaginary part. 
If only one finalist is chosen from the first stage, i.e., U = 1, then the corresponding 
offsets in the original sample domain to be searched are v=(14,15,16,17,18). 
In the second stage, a PSFC is performed on the five candidate offsets in the original 
sample domain. The resulting correlation powers are shown in Figure 4.15. Two points 










Figure 4.12 Locally generated decimated code sequence, (a) Real part. 
(b) Imaginary part. 
PDP shown in Figure 4.15 has only five offsets and the corresponding powers, whereas 
the one in Figure 4.5 has all the offsets and their corresponding powers. The second 
observation is that power values for the offsets present in Figure 4.15 are the exactly the 
same as the corresponding values in Figure 4.5. 
These results suggest that as long as the strongest delay offset is among the finalists, it 









Figure 4.13 The first 128 samples of the decimated code, (a) Real part. 
(b) Imaginary part. 
the fact that these finalists in the proposed algorithm have correlation powers the same as 
in the conventional FSFC method suggests that the proposed method should have a 
detection accuracy very close to that of the conventional FSFC method. 
4.3 Simulation Results 
In order to study the performance of the proposed algorithm, extensive simulations have 
been performed under various signal-to-noise ratios. For the purpose of comparison, the 
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Delay offset (samples) 
60 70. 
Figure 4.14 Power delay profile in the decimated domain. 
FSFC and FSPC methods are also implemented to serve as a baseline in terms of 
computational complexity and detection accuracy. 
4.3.1 Test vector suite 
According to the 3 GPP standard, the preamble signal is 4096 chips long. With over 
sampling factor of 2, there are 8192 samples in the preamble signal. The signal is first 
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x1Cf 
15 16 17 
Delay offset (samples) 
Figure 4.15 Partial PDP of the illustrative example. 
generated according to (2.10). Then a random noise with a normal distribution is added 
to the signal. According to 3GPP standard, the range of the nominal signal-to-noise 
(SNR) is between -25 dB and -1 dB for PD algorithms conformance tests [44]. In order to 
have a good test coverage, the SNR values are chosen in the range -25 dB and -15 dB 
with an incremental step size of 1 dB. For each of SNR value, 1000 test vectors are 
randomly generated, and for each of the test vectors, the signature is randomly chosen 
between 0 and 15 inclusively. The scrambling code number is randomly chosen between 
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0 and 256, and the delay offset is randomly chosen between 0 and 255. All these 
parameters are summarized in Table 4.1. 





Scrambling code number 
Range 




The search window size is 256 corresponding to 128 chips in time. Each test vector has a 
fixed length of 8192+256 samples, among which 8192 are noise-corrupted preamble 
signal samples and the remaining 256 are pure random noise samples. Part of the 256 
samples are in the beginning of the test vector and the remaining at the very tail end of 
the main preamble signal body. The specific position and length of the samples depend 





- 4 - 4 
Preamble signal + noise noise 
Figure 4.16 Test vector with a delay offset. 
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4.3.2 Simulation statistics 
For each of the algorithms, the threshold is first determined by keeping the false alarm 
rate below 10". This is done by trial-and-error using a set of 1000 preambles at different 
levels of SNR with no signatures in them. The threshold is adjusted until a false alarm 
rate is just below 10" is achieved. To make a fair comparison, all the three algorithms 
implemented in this study are made to go through the same process for choosing a proper 
threshold so that they all have the same false alarm rate. 
Once the threshold value is fixed, the detection is carried out by using the peak power of 
the PDP to compare it with the threshold. If the peak power of the PDP is above the 
threshold, and the signature used in the detector matches with the signature contained in 
the antenna stream, then it is considered a successful detection; otherwise, it is not. It is 
assumed that there are 16 signatures in the ASC. 
For the proposed algorithm, we choose U = 13, thus, the proposed algorithm uses about 
38% of the computation load as that of the FSFC algorithm according to (3.17). For the 
FSPC algorithm, we choose the total correlation length to be 3/4 of that of the FSFC 
algorithm. This results in the computation load of the FSPC algorithm to be 75% of that 
of the FSFC algorithm. The computational complexities of the three algorithms are 
summarized in Table 4.2. 
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In the table, FSFC is used as the baseline for the computation load. In comparison to the 
computational load of FSFC, the computation load of FSPC is 75%, and that of the 
proposed algorithm with U=13 only 38%. The following shows what detection 
performance we get for the given computation loads. 
Table 4.3 shows the statistical results of the tests. The detection accuracy is defined as the 
ratio of the number of successful detections to the total number of trials (tests) conducted. 
As it can be seen from this table, the three algorithms perform the same when the SNR is 
above -18 dB. This is understandable, since when the signal is strong enough, any of the 
fast algorithms could detect the preambles correctly just like the FSFC algorithm. 
However, as the SNR decreases, it becomes more and more difficult to detect the 
preamble correctly. The detection accuracy of the FSFC starts to drop monotonically. 
This holds true for both the proposed and FSPC algorithms as well. However, what is 
worth noting is that the detection accuracy of the proposed algorithm is always better 
than that of the FSPC algorithm. This is consistent in the entire range of the SNR range 
tested. 
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To provide a visual comparison, the test results of Table 4.3 is used to plot in Figure 4.17 
the probability of detection as a function SNR for the three algorithms. It can be seen 
from this figure that the proposed algorithm provides a much better detection accuracy 
than that provided by the FSPC algorithm does, while its computational load is only 38% 
of that of FSFC, and nearly one-half of that of FSPC. 
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Figure 4.17 Detection performance with U= 13. 
If for the proposed algorithm, one is willing to tolerate the same computational cost as 
that of FSPC by setting U=32 (see Table 4.4), it would be possible to improve its 
detection probability even further. This is clearly seen from the test results in Table 4.5 
and the corresponding plot in Figure 4.18. Thus, a trade off between the computational 
load and the detection accuracy of the proposed algorithm can be achieved by varying the 
value of the parameter U. 
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Figure 4.18 Detection performance with U = 32. 
4.4 Summary 
In this chapter, extensive computer simulations have been carried to verify the 
performance of the proposed algorithm. To explain the steps of the proposed algorithm in 
detail, first, an illustrative example has been considered. The FSFC, FSPC and proposed 
algorithm have been implemented to provide the relative performance of the three 
algorithms. 
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The probability of detection alone cannot be used to determine the detection performance 
of a PD algorithm. In order to provide a fair comparison, the threshold value for the three 
algorithms are chosen in such a way that they all yield the same probability of false 
alarm, which has been chosen as 10"3. 
The simulation results have shown that the proposed algorithm outperforms the FSPC 
algorithm. It can have a detection accuracy very close to that of the FSFC while still 
providing a huge savings in terms computational load. The reason for the superior 
performance of the proposed algorithm is as follows: In the first stage of the algorithm, 
the large number of unlikely offsets are discarded, and they are not used in the second 
stage for the correction computation, thus providing huge savings in the computational 
cost. In the second stage, the remaining offsets, however, provide the same values of the 
correlation power as that provided by FSFC, which results in a high detection accuracy. 
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Chapter 5 Conclusion 
5.1 Concluding Remarks 
Random access is an important function of a node-B in a UMTS system. In essence, 
preamble detection for the random access is a burst synchronization issue. The node-B 
needs to perform the detection within a limited time on a fixed length of preamble signal. 
Since there is no a priori knowledge of the location of the UE, the node-B needs to 
search the entire cell for the possible existence of a preamble, thus requiring a search 
window size equivalent to the cell size. To make the situation even worse, there are up to 
sixteen possible signatures that need to be detected. This makes the preamble detection 
computationally the most intensive task in the node-B channel card. Therefore, 
developing a fast and reliable preamble detection technique is essential for an efficient 
UMTS system. 
In this thesis, a new preamble detection algorithm is developed. The proposed algorithm 
decomposes the task of the preamble detection into two stages. In the first stage, offsets 
within the search window are evaluated according to their correlation powers. Those with 
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low correlation powers are excluded from further consideration. This is achieved by 
transforming the antenna stream sequence and the locally generated code into a sample-
decimated domain, and performing a full search full contribution in that domain. In the 
second stage, the remaining offsets are re-evaluated using a partial search full 
contribution. The correlation powers of those remaining offsets are the same as those 
obtained in the full search full contribution, since all the antenna samples and the locally 
generated code are used for the calculation of the correlation powers. This, in essence, is 
the reason for the proposed algorithm to provide a detection accuracy very close to that of 
the conventional FSFC algorithm. 
Extensive computer simulations have been conducted to show that the proposed 
algorithm outperforms the existing FSPC algorithm under a wide range of SNR values. 
5.2 Scope for Future Work 
The following aspects of the proposed algorithms can be further investigated in the 
future. 
• The proposed algorithm has been tested under AWGN channel. It would be 
desirable to test the proposed algorithm with other types of channel environments, 
such as the one with Rayleigh fading model. 
• It would be practically very useful to implement the proposed algorithm on a 
fixed point digital signal processor such as Texas Instruments TMS320C6482. 
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• In this thesis, only a simple thresholding method has been used. Further 
investigation could be undertaken on the way of choosing a proper threshold to 
further improve the performance of the proposed algorithm. 
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